

1 **REMARKS**

2 Claims 1-29 were originally pending. Claims 5, 8, 11, and 22 have
3 been amended. No claims have been added. No claims have been canceled
4 or withdrawn. Accordingly, claims 1-29 remain pending.

5 In view of the following remarks/arguments, withdrawal of all
6 outstanding objections and rejections to the pending claims is respectfully
7 requested.

8
9 **Claim Objections**

10 Claims 8 and 22 stand objected to for grammatical informalities.
11 Claims 8 and 22 have been amended to correct the indicated informalities.
12 In view of these amendments, withdrawal of the objections to claims 8 and
13 22 is respectfully requested.

14
15 **35 USC §112, Second Paragraph, Rejections**

16 Claims 5, 7, 11, 14, and 21 stand rejected under 35 USC §112,
17 second paragraph as failing to particularly point out and distinctly claim the
18 subject matter which applicant regards as the invention.

19 In addressing claims 5 and 11, the Office Action (“Action”) asserts
20 that “it is unclear how ‘wherein the scheduling’ is meant to limit the claim.
21 Applicant respectfully disagrees with this assertion. The phrase “wherein
22 the scheduling” in clearly points to the gerund in respective base claims 1
23 or 8 of “scheduling”. Thus, the phrase in question in both claims 5 and 8
24 particularly points out and distinctly claims the subject matter of the
25 invention. However, since claims 5 and 8 will still particularly point out

1 that “the predetermined periodic rate is a millisecond”, even without the
2 rejected phrase, claims 5 and 11 have been amended to remove “wherein
3 the scheduling”.

4 In addressing claims 7, 14, and 21, the Action asserts that it is
5 unclear if the claims are independent or dependent claims.” Applicant
6 respectfully submits that these claims are not indefinite.

7 **Claim 7** recites *one or more computer-readable media* containing a
8 computer executable program that performs a method as recited in claim 1.

9 **Claim 14** recites *one or more computer-readable media* containing a
10 computer executable program that performs a method as recited in claim 8.

11 **Claim 21** recites *a computer* comprising one or more computer-readable
12 media as recited in claim 15. Thus, claims 7 and 14 are directed to one or
13 more computer-readable media and claim 21 is directed to a computer. As
14 evidenced by the results of a cursory search of the PTO database, which
15 uncovered a number of issued patents with claims written in the form
16 asserted as being unclear by the Action, the Patent Office apparently agrees
17 that the Action’s rejected claim formats are not indefinite.

18 Specifically, consider U.S. Patent Nos. 6,725,262, 6,716,102,
19 6,674,918, and 6,433,266 exemplary claims of which are reproduced just
20 below.

21 **6,725,262**

22
23 26. A computer-implemented method of synchronizing a
24 configuration of resources on a plurality of computing devices
25 comprising:

1 generating a set of lists that describes a configuration of
2 resources that each of a plurality of computing devices should have
3 in order to be synchronized with one another, the configuration of
4 resources defining the content and the settings for each of the
5 computing devices;

6 sending the set of lists to each of the computing devices;

7 receiving a response from one or more of the computing
8 devices, each response requesting data that is needed in order to
9 synchronize the configuration of resources for the corresponding
10 computing device;

11 evaluating the response to determine what data is needed by a
12 particular computing device to synchronize its resources; and

13 sending the data that is needed by the particular computing
14 device to the computing device so that it can synchronize its
15 resources.

16 **33. *One or more computer-readable media*** having computer-
17 readable instructions thereon which, when executed by a computer,
18 implement the method of claim 26.

19 In the above examples, claim 26 of 6,725,262 recites a computer-
20 implemented method. Claim 33, which depends from claim 26, recites one
21 or more computer-readable media with instructions which, when executed,
22 implement the method of claim 26.

23 **6,716,102**

24 **27. A method comprising:**

25 receiving a request to save a game being executed by a
gaming system;

saving a graphic representation of the saved game;

saving a descriptive name of the saved game; and

saving a date and time that the game was saved.

34. *One or more computer-readable media* comprising
computer-executable instructions that, when executed, perform the
method as recited in claim 27.

1
2 Here, claim 27 recites a method. Claim 34, which depends from claim 27,
3 recites one or more computer-readable media with instructions which, when
4 executed, perform the method of claim 27.

5
6 **6,674,918**

7 1. A computer-implemented method of synthesizing an image
8 from at least two other images comprising:

9 acquiring a first image that serves as a color source for a
10 resultant image which is to be formed;

11 acquiring a second image which serves as a perturbation
12 source for the first image;

13 operating upon a plane that represents the first image by
14 angularly perturbing vectors associated with the plane that represents
15 the first image as a function of aspects of the second image to
16 provide a perturbed image; and

17 applying an illumination model to the perturbed image to
18 provide a resultant synthesized image.

19 9. One or more computer-readable media having computer-
20 readable instructions thereon which, when executed by a computer,
21 implement the method of claim 1.

22 Here, claim 1 recites a computer-implemented method. Claim 9, which
23 depends from claim 1, recites one or more computer-readable media with
24 instructions which, when executed, perform the method of claim 1.

25 **6,433,266**

1. One or more computer-readable media containing a
computer program comprising:

a plurality of track objects representing different musical
tracks;

1 a track manager that calls the track objects iteratively to play
2 multiple track instances of at least a particular one of the musical
3 tracks;

4 wherein the track manager indicates state information when
5 calling the particular track object representing said particular
6 musical track, the state information defining a current track state of a
7 particular one of the multiple track instances of said particular
8 musical track;

9 wherein said particular track object responds to the supplied
10 state information by playing a portion of said particular musical
11 track in accordance with the current track state defined by the
12 indicated state information;

13 wherein the track manager keeps track of state information
14 corresponding to said multiple track instances of said particular
15 musical track.

16
17 5. *A computer comprising the computer-readable media recited in*
18 *claim 1.*

19
20 In this example, claim 1 recites **one or more computer-readable media**.
21 Claim 5, which depends from claim 1, recites **a computer comprising the**
22 **computer-readable media recited in claim 1.**

23 In view of the above, it is respectfully submitted that there is nothing
24 indefinite about pending claims 7, 14, and 21, and the Patent Office appears
25 to agree with this assertion.

Accordingly, the 35 USC §112, second paragraph rejection of claims
7, 14, and 21 is improper and should be withdrawn.

22 **35 USC §103(a) Rejections**

23 Claims 1-4, 6-10, 12-23, and 25-29 stand rejected under 35 USC
24 §103(a) as being unpatentable over U.S. Patent No. 6,308,279 to Toll et al
25 ("Toll"). These rejections are traversed.

1 **Claim 1** recites in part “scheduling one or more threads according to
2 a predetermined periodic rate”, “responsive to a determination that there are
3 no threads to execute, deactivating at least one subset of components for a
4 dynamic variable amount of time” and “the dynamic variable amount of
5 time being independent of the predetermined periodic rate and being based
6 on a sleep state of a set of threads in a sleep queue.” In addressing claim 1,
7 the Action asserts that these recited features are taught by col. 2, lines 22-
8 34, and col. 3, lines 8-12 of Toll. Applicant disagrees. Nowhere does Toll,
9 as modified by the Action, teach or suggest the recited features of claim 1.

10 Instead, Toll teaches a system for power mode transition in a
11 multithreaded processor (Abstract). The portions of Toll cited by the
12 Action (col. 2, lines 22-34, and col. 3, lines 8-12) teach that if even one
13 thread is still executing, clock signals in a multi-threaded processor should
14 not be completely turned off, internal clocks are turned off to save power,
15 and the stop grant mode is used to clean-up operational state and drain
16 queues before the system of Toll is transitioned into the deep sleep mode.
17 Let’s take a closer look at those portions of Toll that are cited by the
18 Action.

19 Col. 2, lines 29-34 describe “[a]ll clock signals in the MT processor
20 should not be turned off if even one thread is still in the active mode
21 because the operations performed by that thread may still need
22 synchronization. When every logical processor in a MT processor enter
23 thread sleep state, the clocks on the MT processor may be turned off.”
24 Thus, Toll teaches that clock signals in a multi-threaded processor should
25 not be completely turned off when even one thread is still executing

1 Referring now to col. 3, lines 8-12, Toll describes “[e]ventually, as a
2 thread goes to sleep the micro-code associated with that thread stops
3 running. When the threads in the MT processor are asleep, the hardware
4 turns some of the internal clocks off to reduce the amount of power being
5 used.” Thus, Toll teaches that when threads in a MT are sleeping, internal
6 clocks are turned off to save power.

7 Referring cited col. 3, lines 23-30, Toll describes “[w]hen the micro-
8 code for all of the logical processors have executed, the MT processor may
9 enter the stop grant mode. The chipset may then assert the signal on the
10 sleep pin (SLP#), which places the processor in a sleep mode 130. After
11 waiting an appropriate amount of time, the chipset may turn off the clocks
12 by stopping a clock input signal to the processor (BCLK). This places the
13 processor in a deep sleep power mode 140.” Thus, Toll teaches that there
14 are two modes, a stop grant mode and a deep sleep mode. With respect to
15 the stop grant mode, Toll teaches at col. 1, lines 39-57 that the stop grant
16 mode is used to clean-up operational state, drain queues, etc., before the
17 system of Toll is transitioned into the deep sleep mode.

18 In view of the above, the cited portions of Toll teach: (a) that clock
19 signals in a multi-threaded processor should not be completely turned off if
20 even one thread is still executing (col. 2, lines 29-34); (b) when threads in a
21 MT are sleeping, internal clocks are turned off to save power (col. 3, lines
22 8-12); and (c) the stop grant mode is used to clean-up operational state,
23 drain queues, etc., before the system of Toll is transitioned into the deep
24 sleep mode (col. 3, lines 23-30). These cited portions are completely silent
25 with respect to “deactivating” anything for “a dynamic variable amount of

1 time” that is “independent of the predetermined periodic rate”, the rate at
2 which the threads are scheduled (i.e., “scheduling one or more threads
3 according to a predetermined periodic rate”), and wherein the “dynamic
4 variable amount of time” is “based on a sleep state of a set of threads in a
5 sleep queue”. Rather, Toll teaches at col. 1, lines 27-31 that resources are
6 deactivated for subsequent re-activation as a function of received
7 Input/Output and an external event such as “the opening of a lid on a laptop
8 computer”.

9 With respect to Toll’s teaching that resources are deactivated for
10 subsequent re-activation as a function of received Input/Output (col. 1, lines
11 27-31), Toll also teaches the following at col. 3, lines 12-18:

12 *“[i]t should be noted that the core clocks may actually be left*
13 *running, as in a debug mode, or the clock may be turned on to*
14 *process a “snoop,” in which case the processor will respond*
15 *normally to the inquiry. When the processor senses a break*
16 *event, it turns the internal clocks back on and returns to the*
17 *active power 110 mode” With respect to the “break event”,*
18 *Toll teaches at col. 3, lines 4-8, that “[w]hen the MT*
19 *processor samples the signal on the stop clock pin as*
20 *‘asserted,’ stop clock micro-code running in the MT*
21 *processor will clean up the appropriate operational states*
22 *and set up the correct ‘break events,’ or events that will cause*
23 *the MT processor to wake up.”*

20 These teachings that resources are deactivated for subsequent re-activation
21 as a function of received Input/Output are completely silent with respect to
22 “deactivating at least one subset of components for a dynamic variable
23 amount of time” that is “independent of the predetermined periodic rate”,
24 the rate at which the threads are scheduled (i.e., “scheduling one or more
25 threads according to a predetermined periodic rate”).

1 This is especially since Toll is completely silent with respect to
2 teaching any frequency of time at which the system of Toll will evaluate a
3 queue of any type to determine whether there are any threads in that queue
4 that need to be scheduled for execution. Because of this lack of teaching, it
5 is likely that Toll evaluates any such queue for Input/Output threads for
6 scheduling, as typically do all other conventional systems, based on a
7 constant system tick rate. A system tick is the rate at which a hardware
8 timer interrupt is generated and serviced by an operating system. When the
9 timer fires, the operating system (OS) schedules a new thread for execution,
10 if one is ready to be scheduled. Applicant has clearly described such
11 conventional systems that evaluate thread scheduling queues at a
12 predetermined constant system tick rate in the Background section of patent
13 application. The Office is urged to review that section in view of these
14 remarks.

15 With respect to Toll's second mode that teaches that a resource
16 sleeps until occurrence of some external event such as "the opening of a lid
17 on a laptop computer" (col. 1, lines 27-31), this does not teach
18 "deactivating at least one subset of components for a dynamic variable
19 amount of time" that is "based on a sleep state of a set of threads in a sleep
20 queue", as claim 1 recites. Instead, such external events are just that,
21 external, and not "based on a sleep state of a set of threads in a sleep
22 queue", as claim 1 recites.

23 Accordingly, Toll's system, which deactivates resources until an I/O
24 operation is received or until the occurrence of some external event such as
25 "the opening of a lid on a laptop computer" (col. 1, lines 27-31), may never

1 “deactivating at least one subset of components for a dynamic variable
2 amount of time” and “the dynamic variable amount of time being
3 independent of the predetermined periodic rate and being based on a sleep
4 state of a set of threads in a sleep queue”, and wherein the “one or more
5 threads” are scheduled “according to [the] predetermined periodic rate”, as
6 claim 1 recites.

7 With respect to the Action’s modification to Toll, the Action
8 modifies Toll to place sleeping threads into a sleep queue. This
9 modification to Toll does not cure the above described deficiencies of Toll.
10 Toll in view of the modification are completely silent with respect to
11 deactivating anything for any “dynamic variable amount of time being
12 independent of the predetermined periodic rate and being based on a sleep
13 state of a set of threads in a sleep queue”, wherein the “predetermined
14 periodic rate” was used to “scheduling one or more threads”. Thus, the
15 combination of Toll with the Action’s modification of a sleep queue does
16 not present a prima facie case of obviousness over the recited features of
17 claim 1.

18 Accordingly, the 35 USC §103(a) rejection of claim 1 over the cited
19 combination is improper and should be withdrawn.

20 **Claim 2 – 7** depend from claim 1 and are allowable over the cited
21 combination solely by virtue of this dependency. Accordingly, and for this
22 reason alone, the 35 USC §103(a) rejections of claims 2-7 over Toll is
23 improper and should be withdrawn.

24 Additionally, claims 2-7 include additional subject matter that is not
25 taught or suggested by the cited combination. For example, claim 6 recites

1 “setting a system timer to generate a notification at the predetermined
2 periodic rate”, “resetting the system timer to generate the notification after
3 the dynamic variable amount of time has elapsed since the deactivating”,
4 “receiving the notification after the dynamic variable amount of time has
5 elapsed since the deactivating”, “responsive to the receiving: resetting the
6 system timer to generate the notification at the predetermined periodic rate”
7 and “activating the at least one subset of components.” In addressing this
8 feature, the Action concludes that it is taught by Toll at. col. 3, lines 15-34.
9 This conclusion is unsupportable.

10 Let’s take a look at the cited col. 3, lines 12-34:

11 *“[i]t should be noted that the core clocks may actually be left*
12 *running, as in a debug mode, or the clock may be turned on to*
13 *process a ‘snoop,’ in which case the processor will respond*
14 *normally to the inquiry. When the processor senses a break*
event, it turns the internal clocks back on and returns to the
active power 110 mode.

15 *According to this particular embodiment of the present*
16 *invention, when the stop clock micro-code executes for one*
17 *logical processor in the MT processor, a stop grant*
18 *acknowledge SBC is issued, including an identifier associated*
19 *with that particular logical processor. When the micro-code*
20 *for all of the logical processors have executed, the MT*
21 *processor may enter the stop grant mode. The chipset may*
22 *then assert the signal on the sleep pin (SLP#), which places*
23 *the processor in a sleep mode 130. After waiting an*
24 *appropriate amount of time, the chipset may turn off the*
25 *clocks by stopping a clock input signal to the processor*
(BCLK). This places the processor in a deep sleep power
mode 140 . As is also shown in FIG. 1 , the processor may be
returned to the active power mode 110 by, for example,
starting the BCLK, de-asserting the SLP# and de-asserting
the STPCLK#”.

1 As clearly shown, this cited portion is completely silent with respect to any
2 teaching of “setting a system timer to generate a notification at the
3 predetermined periodic rate”, as claim 6 recites. Recall that claim 1, from
4 which claim 6 depends, recites “scheduling one or more threads according
5 to a predetermined periodic rate”. Instead, Toll merely indicates that the
6 core clock in a system of Toll, responsive to an inquiry or external event,
7 may wake a thread up before it was originally scheduled for waking.
8 Nowhere does Toll indicate that the core clock is set to “generate a
9 notification at the predetermined periodic rate”, as claim 6 recites.

10 For this reason alone, Toll in view of the Action’s modification to
11 Toll, which adds a sleep queue to Toll, does not teach or suggest the
12 features of claim 6.

13 Additionally, claim 6 recites “resetting the system timer to generate
14 the notification after the dynamic variable amount of time has elapsed since
15 the deactivating”. As indicated above, Toll teaches that a thread may be
16 woken up prior to its originally scheduled wake-up time. This is
17 completely silent with respect to any teaching or suggestion of recites
18 “resetting the system timer to generate the notification after the dynamic
19 variable amount of time has elapsed since the deactivating”.

20 For this additional reason, Toll in view of the Action’s modification
21 to Toll, which adds a sleep queue to Toll, does not teach or suggest the
22 features of claim 6.

23 Additionally, claim 6 recites “receiving the notification after the
24 dynamic variable amount of time has elapsed since the deactivating”. As
25 indicated above, Toll teaches that a thread may be woken up prior to its

1 originally scheduled wake-up time, not that the core timer sends a
2 notification after the time that the thread was scheduled to wake-up had
3 already passed. Thus, a system of Toll in view of the Actions modification
4 to Toll may never “receiving the notification after the dynamic variable
5 amount of time has elapsed since the deactivating”, as claim 6 recites.

6 For this additional reason, Toll in view of the Action’s modification
7 to Toll, which adds a sleep queue to Toll, does not teach or suggest the
8 features of claim 6.

9 Moreover, claim 6 also recites “responsive to the receiving: resetting
10 the system timer to generate the notification at the predetermined periodic
11 rate” and “activating the at least one subset of components.” For the
12 reasons already discussed, the system of Toll in view of the Action’s
13 modification may never perform this recited feature. Instead, Toll teaches
14 that a thread may be made active (woken-up) prior to its scheduled wake-up
15 time if an inquiry or external event such as the opening of a laptop
16 computer lid is detected.

17 For this additional reason, Toll in view of the Action’s modification
18 to Toll, which adds a sleep queue to Toll, does not teach or suggest the
19 features of claim 6.

20 Accordingly, and for each of the above reasons, the 35 USC §103(a)
21 rejection of claim 6 over the cited combination is improper and should be
22 withdrawn.

23 **Claim 8** recites “scheduling one or more threads at a predetermined
24 periodic rate”, “responsive to a determination that there are no threads to
25 execute, deactivating at least one subset of components for a dynamic

1 variable amount of time”, “the dynamic variable amount of time being
2 based on a sleep state of a set of threads in a sleep queue and independent
3 of the predetermined periodic rate”. For the reasons already discussed
4 above with respect to claim 1, Toll in view of the Action’s modification to
5 Toll, which adds a sleep queue to Toll, does not teach or suggest the
6 features of claim 8.

7 Accordingly, the 35 USC §103(a) rejection of claim 8 over the cited
8 combination is improper and should be withdrawn.

9 **Claims 9-14** depend from claim 8 and are allowable over the cited
10 combination solely by virtue of this dependency. Accordingly, and for this
11 reason alone, the 35 USC §103(a) rejections of claims 9-14 over the cited
12 combination is improper and should be withdrawn.

13 Moreover, claim 12 includes additional features that are not taught
14 or suggested by Toll in view of the Action’s modification to Toll.
15 Specifically, claim 12 recites “wherein the scheduling further comprises
16 setting a system timer to the predetermined periodic rate, the predetermined
17 periodic rate corresponding to a thread scheduling accuracy”, and “wherein
18 the deactivating further comprises resetting the system timer to generate a
19 notification after the dynamic variable amount of time has elapsed since the
20 deactivating.” For the reasons already discussed above with respect to
21 claim 6, Toll in view of the Action’s modification to Toll, which adds a
22 sleep queue to Toll, does not teach or suggest the features of claim 12.

23 Accordingly, and for this additional reason, the 35 USC §103(a)
24 rejection of claim 12 over the cited combination is improper and should be
25 withdrawn.

1 In another example, claim 13 recites “wherein the deactivating
2 further comprises resetting a system timer to generate a notification after
3 the dynamic variable amount of time has elapsed, the dynamic variable
4 amount of time being a maximum amount of time that a thread can yield to
5 other threads before needing to be scheduled for execution”, and “wherein
6 the activating further comprises resetting the system timer to the
7 predetermined periodic rate to provide substantial thread scheduling
8 accuracy.” For the reasons already discussed above with respect to claim 6,
9 Toll in view of the Action’s modification to Toll, which adds a sleep queue
10 to Toll, does not teach or suggest the features of claim 13.

11 Accordingly, and for this additional reason, the 35 USC §103(a)
12 rejection of claim 13 over the cited combination is improper and should be
13 withdrawn.

14 **Claim 15** recites “determining at a periodic rate whether or not there
15 are any threads to execute”, and “responsive to a determination that there
16 are no threads to execute, deactivating at least one subset of components for
17 a dynamic variable amount of time, the at least one subset being selected
18 from a group of components comprising the one or more of the program
19 modules and one or more of the hardware elements, the dynamic variable
20 amount of time being independent of the periodic rate, the dynamic variable
21 amount of time being based on a sleep state of a set of threads in a sleep
22 queue.” For the reasons already discussed above with respect to claim 1,
23 Toll in view of the Action’s modification to Toll, which adds a sleep queue
24 to Toll, does not teach or suggest the features of claim 15.

1 Accordingly, the 35 USC §103(a) rejection of claim 15 over the
2 cited combination is improper and should be withdrawn.

3 **Claims 16-21** depend from claim 15 and are allowable over Toll
4 solely by virtue of this dependency.

5 Accordingly, and for this reason alone, the 35 USC §103(a)
6 rejections of claims 16-21 over the cited combination is improper and
7 should be withdrawn.

8 Moreover, claim 19 includes additional features that are not taught
9 or suggested by Toll in view of the Action's modification to Toll.
10 Specifically, claim 19 recites "in the deactivating, configuring a system
11 timer to send a first timer interrupt after the dynamic variable amount of
12 time has elapsed, the dynamic variable amount of time being a maximum
13 amount of time that a first thread can yield to a second thread before the
14 first thread needs to be executed", and "responsive to receiving the first
15 timer interrupt: (a) configuring the system timer to send a second timer
16 interrupt at the periodic rate" and "(b) activating the deactivated at least one
17 subset of components to determine if there are any threads to execute." At
18 least for the reasons already discussed above with respect to claim 6, Toll in
19 view of the Action's modification to Toll, which adds a sleep queue to Toll,
20 does not teach or suggest the features of claim 19.

21 Accordingly, and for this additional reason, the 35 USC §103(a)
22 rejection of claim 19 over the cited combination is improper and should be
23 withdrawn.

24 **Claim 22** recites in part "a hardware abstraction layer (HAL)". In
25 addressing this feature, the Action points to col. 1, lines 11-24 and lines 32-

1 46, to conclude that this feature is taught by Toll. This conclusion is
2 unsupportable. Let's take a look at the cited portions of Toll. Col. 1, lines
3 11-24 recite:

4 *"The amount of power used by the processor will impact, for*
5 *example, how long a battery in a mobile computer will last.*
6 *Designers, therefore, have attempted to limit the power used by a*
7 *processor.*

8 *Even when not performing mathematical operations, the generation*
9 *and distribution of internal clock signals that synchronize the*
10 *processor's operation will consume a considerable amount of power.*
11 *To save power, a processor may be designed to operate in a reduced*
12 *power state when inactive. In the reduced power state, all but a few*
13 *internal clocks are turned off, which saves power and may extend*
14 *the life of a battery."*

15 Clearly, nowhere does the above cited portion of Toll teach or suggest the
16 claimed "hardware abstraction layer" of claim 22. Additionally, Toll at col.
17 1, lines 21-46 recite:

18 *"To aid in energy efficient computing, in some implementations the*
19 *processor is placed into an even lower power state referred to as a*
20 *"deep sleep" power mode. The deep sleep mode may be entered, for*
21 *example, by stopping a clock input signal to the processor after the*
22 *processor has entered the sleep power mode. This allows the*
23 *processor to maintain the operational state of elements in the chip,*
24 *but only draws power equivalent to the processor's leakage current.*

25 *With highly complex processors, such as out-of-order processors,*
26 *some internal "clean-up" may be desired before the internal clocks*
27 *are disabled. Such clean up is typically performed by micro-code*
28 *which, for example, cleans up the operational state, drains queues,*
29 *puts the processor to sleep and waits for an event, or "alarm," that*
30 *marks the end of the hibernation."*

1 As in the first cited portion of Toll, nowhere does the immediately above
2 cited portion of Toll teach or suggest the claimed “hardware abstraction
3 layer” of claim 22. Thus, the system of Toll may never include this
4 claimed feature of claim 22. For this reason alone, Toll in view of the
5 Action’s modification to Toll, which adds a sleep queue to Toll, does not
6 teach or suggest the features of claim 22.

7 Additionally, claim 22 also recites “scheduling threads for execution
8 at a periodic time interval”, and “wherein the HAL, responsive to the
9 determining, comprises computer-executable instructions for deactivating,
10 for a dynamic variable amount of time, at least one subset of components
11 selected from a group of components comprising the scheduler, the
12 hardware elements, the one or more operating system program modules,
13 and the application program modules, the dynamic variable amount of time
14 being independent of the periodic time interval and being based on a sleep
15 state of a set of threads in a sleep queue.” For the reasons already discussed
16 above with respect to claim 1, Toll in view of the Action’s modification to
17 Toll, which adds a sleep queue to Toll, does not teach or suggest these cited
18 portions of claim 122.

19 Accordingly, for each of the above reasons, the 35 USC §103(a)
20 rejection of claim 22 over the cited combination is improper and should be
21 withdrawn.

22 **Claims 23-29** depend from claim 22 and are allowable over the cited
23 combination solely by virtue of this dependency.
24
25

1 Accordingly, and for this reason alone, the 35 USC §103(a)
2 rejections of claims 23-29 over the cited combination is improper and
3 should be withdrawn.

4 Moreover, claim 29 includes additional features that are not taught
5 or suggested by Toll in view of the Action's modification to Toll.
6 Specifically, claim 29 recites "receiving a notification in response to an
7 external event, the external event not being a system timer event,
8 responsive to receipt of the notification, the HAL processing the
9 notification in a manner that the scheduler remains deactivated for the
10 dynamic variable amount of time." At least for the reasons already
11 discussed above with respect to claim 6, Toll in view of the Action's
12 modification to Toll, which adds a sleep queue to Toll, does not teach or
13 suggest the features of claim 29.

14 Accordingly, and for this additional reason, the 35 USC §103(a)
15 rejection of claim 29 over the cited combination is improper and should be
16 withdrawn.

17 As an additional matter, if claim 29 is again rejected on the same
18 basis, it is respectfully requested for the Office to particularly point out
19 where Toll teaches or suggests "the HAL processing the notification in a
20 manner that the scheduler remains deactivated for the dynamic variable
21 amount of time", as claim 29 recites.

1 Conclusion

2 Pending claims 1-29 are in condition for allowance, and action to
3 that end is respectfully requested. Should any issue remain that prevents
4 allowance of the application, the Office is encouraged to contact the
5 undersigned prior or issuance of a subsequent Office action.
6

7 Respectfully submitted,

8
9 Dated:

January 03, 2005

By:

Brian Hart

Brian G. Hart
Reg. No. 44,421
(509) 324-9256

BEST AVAILABLE COPY